add a BOM

This commit is contained in:
2020-03-17 17:35:27 +03:00
parent 727e2e3a2e
commit 2171fee049
3 changed files with 2172 additions and 266 deletions

View File

@@ -1,266 +1,266 @@
update=Mon 05 Aug 2019 15:31:54 MSK update=17.03.2020 17:30:05
version=1 version=1
last_client=kicad last_client=eeschema
[general] [general]
version=1 version=1
RootSch= RootSch=
BoardNm= BoardNm=
[cvpcb] [cvpcb]
version=1 version=1
NetIExt=net NetIExt=net
[eeschema] [eeschema]
version=1 version=1
LibDir= LibDir=
[eeschema/libraries] [eeschema/libraries]
[pcbnew] [pcbnew]
version=1 version=1
PageLayoutDescrFile= PageLayoutDescrFile=
LastNetListRead= LastNetListRead=
CopperLayerCount=2 CopperLayerCount=2
BoardThickness=1.6 BoardThickness=1.6
AllowMicroVias=0 AllowMicroVias=0
AllowBlindVias=0 AllowBlindVias=0
RequireCourtyardDefinitions=0 RequireCourtyardDefinitions=0
ProhibitOverlappingCourtyards=1 ProhibitOverlappingCourtyards=1
MinTrackWidth=0.2 MinTrackWidth=0.2
MinViaDiameter=0.4 MinViaDiameter=0.4
MinViaDrill=0.3 MinViaDrill=0.3
MinMicroViaDiameter=0.2 MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999 MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25 MinHoleToHole=0.25
TrackWidth1=0.3 TrackWidth1=0.3
TrackWidth2=0.3 TrackWidth2=0.3
TrackWidth3=0.4 TrackWidth3=0.4
TrackWidth4=0.5 TrackWidth4=0.5
TrackWidth5=0.6 TrackWidth5=0.6
TrackWidth6=1 TrackWidth6=1
TrackWidth7=1.5 TrackWidth7=1.5
TrackWidth8=2 TrackWidth8=2
ViaDiameter1=0.8 ViaDiameter1=0.8
ViaDrill1=0.4 ViaDrill1=0.4
dPairWidth1=0.2 dPairWidth1=0.2
dPairGap1=0.25 dPairGap1=0.25
dPairViaGap1=0.25 dPairViaGap1=0.25
SilkLineWidth=0.12 SilkLineWidth=0.12
SilkTextSizeV=1 SilkTextSizeV=1
SilkTextSizeH=1 SilkTextSizeH=1
SilkTextSizeThickness=0.15 SilkTextSizeThickness=0.15
SilkTextItalic=0 SilkTextItalic=0
SilkTextUpright=1 SilkTextUpright=1
CopperLineWidth=0.2 CopperLineWidth=0.2
CopperTextSizeV=1.5 CopperTextSizeV=1.5
CopperTextSizeH=1.5 CopperTextSizeH=1.5
CopperTextThickness=0.3 CopperTextThickness=0.3
CopperTextItalic=0 CopperTextItalic=0
CopperTextUpright=1 CopperTextUpright=1
EdgeCutLineWidth=0.05 EdgeCutLineWidth=0.05
CourtyardLineWidth=0.05 CourtyardLineWidth=0.05
OthersLineWidth=0.15 OthersLineWidth=0.15
OthersTextSizeV=1 OthersTextSizeV=1
OthersTextSizeH=1 OthersTextSizeH=1
OthersTextSizeThickness=0.15 OthersTextSizeThickness=0.15
OthersTextItalic=0 OthersTextItalic=0
OthersTextUpright=1 OthersTextUpright=1
SolderMaskClearance=0.051 SolderMaskClearance=0.051
SolderMaskMinWidth=0.25 SolderMaskMinWidth=0.25
SolderPasteClearance=0 SolderPasteClearance=0
SolderPasteRatio=-0 SolderPasteRatio=-0
[pcbnew/Layer.F.Cu] [pcbnew/Layer.F.Cu]
Name=F.Cu Name=F.Cu
Type=0 Type=0
Enabled=1 Enabled=1
[pcbnew/Layer.In1.Cu] [pcbnew/Layer.In1.Cu]
Name=In1.Cu Name=In1.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In2.Cu] [pcbnew/Layer.In2.Cu]
Name=In2.Cu Name=In2.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In3.Cu] [pcbnew/Layer.In3.Cu]
Name=In3.Cu Name=In3.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In4.Cu] [pcbnew/Layer.In4.Cu]
Name=In4.Cu Name=In4.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In5.Cu] [pcbnew/Layer.In5.Cu]
Name=In5.Cu Name=In5.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In6.Cu] [pcbnew/Layer.In6.Cu]
Name=In6.Cu Name=In6.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In7.Cu] [pcbnew/Layer.In7.Cu]
Name=In7.Cu Name=In7.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In8.Cu] [pcbnew/Layer.In8.Cu]
Name=In8.Cu Name=In8.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In9.Cu] [pcbnew/Layer.In9.Cu]
Name=In9.Cu Name=In9.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In10.Cu] [pcbnew/Layer.In10.Cu]
Name=In10.Cu Name=In10.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In11.Cu] [pcbnew/Layer.In11.Cu]
Name=In11.Cu Name=In11.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In12.Cu] [pcbnew/Layer.In12.Cu]
Name=In12.Cu Name=In12.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In13.Cu] [pcbnew/Layer.In13.Cu]
Name=In13.Cu Name=In13.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In14.Cu] [pcbnew/Layer.In14.Cu]
Name=In14.Cu Name=In14.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In15.Cu] [pcbnew/Layer.In15.Cu]
Name=In15.Cu Name=In15.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In16.Cu] [pcbnew/Layer.In16.Cu]
Name=In16.Cu Name=In16.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In17.Cu] [pcbnew/Layer.In17.Cu]
Name=In17.Cu Name=In17.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In18.Cu] [pcbnew/Layer.In18.Cu]
Name=In18.Cu Name=In18.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In19.Cu] [pcbnew/Layer.In19.Cu]
Name=In19.Cu Name=In19.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In20.Cu] [pcbnew/Layer.In20.Cu]
Name=In20.Cu Name=In20.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In21.Cu] [pcbnew/Layer.In21.Cu]
Name=In21.Cu Name=In21.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In22.Cu] [pcbnew/Layer.In22.Cu]
Name=In22.Cu Name=In22.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In23.Cu] [pcbnew/Layer.In23.Cu]
Name=In23.Cu Name=In23.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In24.Cu] [pcbnew/Layer.In24.Cu]
Name=In24.Cu Name=In24.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In25.Cu] [pcbnew/Layer.In25.Cu]
Name=In25.Cu Name=In25.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In26.Cu] [pcbnew/Layer.In26.Cu]
Name=In26.Cu Name=In26.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In27.Cu] [pcbnew/Layer.In27.Cu]
Name=In27.Cu Name=In27.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In28.Cu] [pcbnew/Layer.In28.Cu]
Name=In28.Cu Name=In28.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In29.Cu] [pcbnew/Layer.In29.Cu]
Name=In29.Cu Name=In29.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.In30.Cu] [pcbnew/Layer.In30.Cu]
Name=In30.Cu Name=In30.Cu
Type=0 Type=0
Enabled=0 Enabled=0
[pcbnew/Layer.B.Cu] [pcbnew/Layer.B.Cu]
Name=B.Cu Name=B.Cu
Type=0 Type=0
Enabled=1 Enabled=1
[pcbnew/Layer.B.Adhes] [pcbnew/Layer.B.Adhes]
Enabled=1 Enabled=1
[pcbnew/Layer.F.Adhes] [pcbnew/Layer.F.Adhes]
Enabled=1 Enabled=1
[pcbnew/Layer.B.Paste] [pcbnew/Layer.B.Paste]
Enabled=1 Enabled=1
[pcbnew/Layer.F.Paste] [pcbnew/Layer.F.Paste]
Enabled=1 Enabled=1
[pcbnew/Layer.B.SilkS] [pcbnew/Layer.B.SilkS]
Enabled=1 Enabled=1
[pcbnew/Layer.F.SilkS] [pcbnew/Layer.F.SilkS]
Enabled=1 Enabled=1
[pcbnew/Layer.B.Mask] [pcbnew/Layer.B.Mask]
Enabled=1 Enabled=1
[pcbnew/Layer.F.Mask] [pcbnew/Layer.F.Mask]
Enabled=1 Enabled=1
[pcbnew/Layer.Dwgs.User] [pcbnew/Layer.Dwgs.User]
Enabled=1 Enabled=1
[pcbnew/Layer.Cmts.User] [pcbnew/Layer.Cmts.User]
Enabled=1 Enabled=1
[pcbnew/Layer.Eco1.User] [pcbnew/Layer.Eco1.User]
Enabled=1 Enabled=1
[pcbnew/Layer.Eco2.User] [pcbnew/Layer.Eco2.User]
Enabled=1 Enabled=1
[pcbnew/Layer.Edge.Cuts] [pcbnew/Layer.Edge.Cuts]
Enabled=1 Enabled=1
[pcbnew/Layer.Margin] [pcbnew/Layer.Margin]
Enabled=1 Enabled=1
[pcbnew/Layer.B.CrtYd] [pcbnew/Layer.B.CrtYd]
Enabled=1 Enabled=1
[pcbnew/Layer.F.CrtYd] [pcbnew/Layer.F.CrtYd]
Enabled=1 Enabled=1
[pcbnew/Layer.B.Fab] [pcbnew/Layer.B.Fab]
Enabled=1 Enabled=1
[pcbnew/Layer.F.Fab] [pcbnew/Layer.F.Fab]
Enabled=1 Enabled=1
[pcbnew/Layer.Rescue] [pcbnew/Layer.Rescue]
Enabled=0 Enabled=0
[pcbnew/Netclasses] [pcbnew/Netclasses]
[pcbnew/Netclasses/Default] [pcbnew/Netclasses/Default]
Name=Default Name=Default
Clearance=0.2 Clearance=0.2
TrackWidth=0.3 TrackWidth=0.3
ViaDiameter=0.8 ViaDiameter=0.8
ViaDrill=0.4 ViaDrill=0.4
uViaDiameter=0.3 uViaDiameter=0.3
uViaDrill=0.1 uViaDrill=0.1
dPairWidth=0.2 dPairWidth=0.2
dPairGap=0.25 dPairGap=0.25
dPairViaGap=0.25 dPairViaGap=0.25
[pcbnew/Netclasses/1] [pcbnew/Netclasses/1]
Name=Power Name=Power
Clearance=0.2 Clearance=0.2
TrackWidth=1 TrackWidth=1
ViaDiameter=0.8 ViaDiameter=0.8
ViaDrill=0.4 ViaDrill=0.4
uViaDiameter=0.3 uViaDiameter=0.3
uViaDrill=0.1 uViaDrill=0.1
dPairWidth=0.2 dPairWidth=0.2
dPairGap=0.25 dPairGap=0.25
dPairViaGap=0.25 dPairViaGap=0.25
[schematic_editor] [schematic_editor]
version=1 version=1
PageLayoutDescrFile= PageLayoutDescrFile=
PlotDirectoryName= PlotDirectoryName=
SubpartIdSeparator=0 SubpartIdSeparator=0
SubpartFirstId=65 SubpartFirstId=65
NetFmtName= NetFmtName=
SpiceAjustPassiveValues=0 SpiceAjustPassiveValues=0
LabSize=50 LabSize=50
ERC_TestSimilarLabels=1 ERC_TestSimilarLabels=1

File diff suppressed because it is too large Load Diff

Binary file not shown.